



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY
An AUTONOMOUS Institute
Approved by A.I.C.T.E & Permanently affiliated to JNTU GV
Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act
An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.
NH-16, Anakapalle - 531002, Visakhapatnam, A.P.
Website: www.diet.edu.in, 9963993229 E-mail: principal@diet.edu.in

Academic year: 2023-24

Anakapalle,
Dt: 04-07-2023

From,
Dr.P.Poorna Priya,
HOD,ECE,
Dadi Institute of Engineering & Technology.

(Through Proper Channel)

To,

The Principal,
Dadi Institute of Engineering & Technology.

Sir,

Sub: Permission for Conduction of GATE Classes for IV-I BTech ECE Students– Reg

With due respect , here by stating that, I, on behalf of ECE Department request you for conduction of GATE Classes for our ECE IV-I BTech students who are under eligible criteria and are also interested.The GATE Classwork schedule is planned for 1 hour on every Wednesday without hindering the regular classwork,the time table schedule will be shared a week prior to commencement of IV-I Regular classwork.

We, therefore, hope that you would be kind enough to permit us to conduct the GATE Classes. Kindly grant us the permission. Awaiting anxiously for your reply.

Thanking you Sir,

Yours Sincerely,
Dr.P.Poorna Priya,
HOD,ECE,
DIET.

P. Poorna Priya
Head of the Department
Electronics & Communication Engg.
Dadi Institute of Engg. & Tech
Anakapalle - 531002



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY
All AUTONOMOUS Institute
Approved by A.I.C.T.E & Permanently affiliated to JNTU GV
Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act
An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.
NH-16, Anakapalle - 531002, Visakhapatnam, A.P.
Website: www.diatedu.in, 9963993229 E-mail: principal@diatedu.in

CIRCULAR

DATE:06/07/2023

This is to inform all the IV-I BTech ECE Students that the Department of ECE is Conducting GATE Classes for interested and eligible students on every Wednesday from the day of beginning of your IV-I Classwork. So students of IV-I BTech ECE are instructed to kindly make the best use of this opportunity. The subject schedule and time table will be shared accordingly.

HAPPY LEARNING & ALL THE VERY BEST!!

Venue: LH-25

P. Poone M.A.P.T
HOD ECE 6/7/23

Head of the Department
Electronics & Communication Engg
Dadi Institute of Engg. & Tech
Anakapalle-531002

Brahmam 6/7/23

PRINCIPAL

PRINCIPAL
Dadi Institute of
Engineering & Technology
Autonomous
Anakapalle - 531 002.



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

An AUTONOMOUS Institute

Approved by A.I.C.T.E & Permanently affiliated to JNTU GV

Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.

NH-16, Anakapalle - 531002, Visakhapatnam, A.P.

Website: www.diet.edu.in, 9963993229 E-mail: principal@diet.edu.in

DEPARTMENT OF ECE

GATE HANDLING FACULTY- 2023-24

S.NO.	SUBJECT	FACULTY
1	Network Analysis	R.Suneel Kumar
2	Digital Electronics	Sk.Shabeena
3	Signal and Systems	A.Sankar Rao
4	Control Systems	Ch.Ramana Babu
5	Communication Systems	K.Someswara Rao
6	Analog Electronics	Archana B T
7	Electronic Devices and Circuits	Dr.P.Poorna Priya
8	Electromagnetic Theory	Dr.A.Nalini Kumari

P. Poorna Priya
HOD ECE
Head of the Department
Electronics & Communication Engg.
Dadi Institute of Engg. & Tech
Anakapalle-531002

PRINCIPAL
PRINCIPAL
Dadi Institute of
Engineering & Technology
Autonomous
Anakapalle - 531 002.



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

All AUTONOMOUS Institute

Approved by A.I.C.T.E & Permanently affiliated to JNTU GV
Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act
An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.
NH-16, Anakapalle - 531002, Visakhapatnam, A.P.

Website: www.dietedu.in 9963993229 E-mail: principal@dietedu.in

Dept. Name -ECE-A Course / Year / Sem -B.Tech/ IV/I Academic Year - 2023-24
w.e.f: 10-07-2023 Class Teacher - Mr.S.Veerraju Total Strength- 44 LH-25(27)

Day/Time	9-9.50	9.50-10.40	10.40-11	11-11.50	11.50-12.40	12.40-1.30	1.30-2.20	2.20-3.10	3.10-4.00
Monday	SC	OC	B	IOT	IP	L	HS	SC	RS&GIS
Tuesday	SC	RS&GI	S	R	IP	OC	U	IOT	HS
Wednesday	RS&GIS	IP	E	OC	IP	N	RS	IOT	GATE/MENTOR

S.No	Sub.Code	Subject Name	Faculty name	No: Of Periods
1	OC	Optical communications	Dr.K.Parvathi	4
2	SC	Satellite communications	Mr.S.Veerraju	4
3	IOT	Internet of things	Dr.Anjanee Kumar	4
4	RS&GIS	Remote Sensing and Geographical Information System	Mr.R.Suneel Kumar	4
5	IP	Image Processing	G SivaKumari	5
6	HS	Humanities and Social Elective	Mr.Y.Babji	3
7	LIB/SPORTS	Library/Sports Hour/mentoring		1
LABORATORY				
1	LAB	Designer tools	Mrs.B.T.Archana	3

P. Poornima
Head of the Department
Head of the Department
Electronics & Communication Engg.
Dadi Institute of Engg. & Tech
Anakapalle-531002

Principal
PRINCIPAL
Dadi Institute of
Engineering & Technology
Autonomous
Anakapalle - 531 002.



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

An AUTONOMOUS Institute

Approved by A.I.C.T.E & Permanently affiliated to JNTU G.V
Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act
An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.
NH-16, Anakapalle - 531002, Visakhapatnam, A.P.
Website: www.diet.edu.in 9963993229 E-mail: principal@diet.edu.in

Department of ECE

FEEDBACK FORM ON GATE 2023-24

1. Did the GATE Schedule attained its objectives

- Yes
- No

2. GATE Training was relevant to my needs

- Strongly agree
- Agree
- Neutral
- Disagree
- Strongly disagree

3. Instructions were clear and understandable

- Strongly agree
- Agree
- Neutral
- Disagree
- Strongly disagree

4. Content was well organised

- Strongly agree
- Agree
- Neutral
- Disagree
- Strongly disagree

5. Was the Duration of the training sufficient.

- Yes
- No

6. Resource persons were effective.

- Strongly agree
- Agree
- Neutral
- Disagree
- Strongly disagree

7. Queries were encouraged

- Strongly agree
- Agree
- Neutral
- Disagree
- Strongly disagree

8. Any additional remarks

9. Overall how would you rate this schedule.

- Excellent
- Very good
- Good
- Fair
- Poor



INFORMATION BROCHURE



GRADUATE APTITUDE TEST IN ENGINEERING 2025
अभियांत्रिकी सातक अभिक्षमता परीक्षा २०२५

ORGANISING INSTITUTE

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE
ROORKEE 247667 INDIA



Section 1: Engineering Mathematics

Linear Algebra: Vector space, basis, linear dependence and independence, matrix algebra, eigen values and eigen vectors, rank, solution of linear equations - existence and uniqueness.

Calculus: Mean value theorems, theorems of integral calculus, evaluation of definite and improper integrals, partial derivatives, maxima and minima, multiple integrals, line, surface and volume integrals, Taylor series.

Differential Equations: First order equations (linear and nonlinear), higher order linear differential equations, Cauchy's and Euler's equations, methods of solution using variation of parameters, complementary function and particular integral, partial differential equations, variable separable method, initial and boundary value problems.

Vector Analysis: Vectors in plane and space, vector operations, gradient, divergence and curl, Gauss's, Green's and Stokes' theorems.

Complex Analysis: Analytic functions, Cauchy's integral theorem, Cauchy's integral formula, sequences, series, convergence tests, Taylor and Laurent series, residue theorem.

Probability and Statistics: Mean, median, mode, standard deviation, combinatorial probability, probability distributions, binomial distribution, Poisson distribution, exponential distribution, normal distribution, joint and conditional probability.

Section 2: Networks, Signals and Systems

Circuit Analysis: Node and mesh analysis, superposition, Thevenin's theorem, Norton's theorem, reciprocity. Sinusoidal steady state analysis: phasors, complex power, maximum power transfer. Time and frequency domain analysis of linear circuits: RL, RC and RLC circuits, solution of network equations using Laplace transform.

Linear 2-port network parameters, wye-delta transformation.

Continuous-time Signals: Fourier series and Fourier transform, sampling theorem and applications.

Discrete-time Signals: DTFT, DFT, z-transform, discrete-time processing of continuous-time signals. **LTI systems:** definition and properties, causality, stability, impulse response, convolution, poles and zeroes, frequency response, group delay, phase delay.

Section 7: Communications

Random Processes: Auto correlation and power spectral density, properties of white noise, filtering of random signals through LTI systems.

Analog Communications: Amplitude modulation and demodulation, angle modulation and demodulation, spectra of AM and FM, super heterodyne receivers.

Information Theory: Entropy, mutual information and channel capacity theorem.

Digital Communications: PCM, DPCM, digital modulation schemes (ASK, PSK, FSK, QPSK), bandwidth, inter-symbol interference, MAP, ML detection, matched filter receiver, SNR and BER. Fundamentals of error correction, Hamming codes, CRC.

Section 8: Electromagnetics

Maxwell's Equations: Differential and integral forms and their interpretation, boundary conditions, wave equation, Poynting vector.

Plane Waves and Properties: Reflection and refraction, polarization, phase and group velocity, propagation through various media, skin depth.

Transmission Lines: Equations, characteristic impedance, impedance matching, impedance transformation, S-parameters, Smith chart. Rectangular and circular waveguides, light propagation in optical fibers, dipole and monopole antennas, linear antenna arrays.

Section 3: Electronic Devices

Energy bands in intrinsic and extrinsic semiconductors, equilibrium carrier concentration, direct and indirect band-gap semiconductors.

Carrier Transport: Diffusion current, drift current, mobility and resistivity, generation and recombination of carriers, Poisson and continuity equations.

P-N junction, Zener diode, BJT, MOS capacitor, MOSFET, LED, photo diode and solar cell.

Section 4: Analog Circuits

Diode Circuits: Clipping, clamping and rectifiers.

BJT and MOSFET Amplifiers: Biasing, AC coupling, small signal analysis, frequency response. Current mirrors and differential amplifiers.

Op-amp Circuits: Amplifiers, summers, differentiators, integrators, active filters, Schmitt triggers and oscillators.

Section 5: Digital Circuits

Number Representations: Binary, integer and floating-point numbers. Combinatorial circuits: Boolean algebra, minimization of functions using Boolean identities and Karnaugh map, logic gates and their static CMOS implementations, arithmetic circuits, code converters, multiplexers, decoders.

Sequential Circuits: Latches and flip-flops, counters, shift-registers, finite state machines, propagation delay, setup and hold time, critical path delay.

Data Converters: Sample and hold circuits, ADCs and DACs.

Semiconductor Memories: ROM, SRAM, DRAM.

Computer Organization: Machine instructions and addressing modes, ALU, data-path and control unit, instruction pipelining.

Section 6: Control Systems

Basic control system components; Feedback principle; Transfer function; Block diagram representation; Signal flow graph; Transient and steady-state analysis of LTI systems; Frequency response; Routh-Hurwitz and Nyquist stability criteria; Bode and root-locus plots; Lag, lead and lag-lead compensation; State variable model and solution of state equation of LTI systems.

ADMIT CARD

Name of the Candidate **SAI KARTHIK ETTAMSETTI**

Registration Number **EC24S76117251**

Paper Code/Name **EC : Electronics and Communication Engineering**

Date **11th February 2024 (Sunday)**

Time **9:30 AM to 12:30 PM**


Session **Forenoon : S7**

Photo ID Submitted **Aadhaar ID (Number : 341806880167)**

Examination Centre Code: 6117

Address of the Centre:

iON Digital Zone iDZ 2 Chinamushidiwada,
Do.No - 15-6-3,
Beside NRI College, Opp. ABN Church, Chinamushidiwada, Pendurthi Mandal,
Visakhapatnam, Andhra Pradesh, PIN : 531173, India.




Prof. Chanda Sekhar Seelamantula

Organising Chairperson, GATE 2024
(on behalf of NCB-GATE, for MoE)



T163W47

92A933500873DD63BFADF4E889A26BA

INSTRUCTIONS TO CANDIDATES

1. An electronic copy of the Admit Card is NOT acceptable. A printed copy of the Admit Card must be presented for verification along with the original valid photo identification document submitted at the time of application. In case the quality of the photograph on the identification document is poor, the candidate must bring an additional recent valid photo ID (Aadhaar Card, Driving License, PAN Card, Passport and Voter ID).

2. To facilitate the identity verification by the Examination Centre personnel, candidates are advised to report to the examination venue at least 90 minutes before the scheduled commencement of the examination. Candidates will NOT BE ALLOWED to login 30 minutes after the start of the exam.

3. Candidates will be permitted to occupy their seats before the scheduled start of the examination. Candidates can login and start reading the instructions 20 minutes before the start of the examination.

4. During the examination, a virtual scientific calculator will be available on the candidate's computer.

5. Personal calculators, mobile phones, watches of any kind or any other electronic devices are prohibited inside the Examination Centre. Charts, tables, papers, books, sheets and heavy ornaments are also not allowed inside the Test Centre.

6. A scribble pad will be provided for rough work. Candidates must write their name and Registration number on the scribble pad before using it. A candidate can possess only one scribble pad at any point of time. If the scribble pad gets filled, candidates can ask for another scribble pad, after returning the previous one to the

invigilator. A scribble pad once surrendered will not be returned to the candidate. At the end of the examination, the scribble pad in possession of the candidate must be returned to the invigilator.

7. Candidates must bring their own pen and pencil. Candidates are also allowed to bring a transparent water bottle.

8. Candidates are not allowed to bring any items other than those mentioned above. Examination Centre personnel are not responsible for the safety of the candidate's personal belongings. Candidates in possession of prohibited items will be deregistered, debarred from the examination, and may also be banned from appearing in future GATE examinations.

9. Candidates will not be allowed to leave the examination hall before the end of the examination.

10. Impersonation and violation of the above guidelines or the Code of Conduct as given in the **Information Brochure** will lead to cancellation of candidature and attract penal action.

11. PwD candidates are advised to bring their assistive devices, if any, and show them to the Examination Centre personnel for scrutiny.

12. PwD candidates who have been granted one-hour compensatory time in GATE 2024 examination are allowed to leave the examination hall after 12.30 PM in the forenoon session and after 5.30 PM in the afternoon session, by clicking the SUBMIT button only in the presence of the Invigilator. Once they click the SUBMIT button, the responses will be frozen, and the exam will end for them.

ADMIT CARD

Name of the Candidate **SIVA DURGA MANITEJA PYLA**

Registration Number **CS24S66117499**

Paper Code/Name **CS : Computer Science and Information Technology**

Date **10th February 2024 (Saturday)**

Time **2:30 PM to 5:30 PM**



Session **Afternoon : S6**

Photo ID Submitted **Aadhaar ID (Number : 946437116998)**

Examination Centre Code: 6117

Address of the Centre:

iON Digital Zone iDZ 2 Chinamushidiwada,
Do.No - 15-6-3,
Beside NRI College, Opp. ABN Church, Chinamushidiwada, Pendurthi Mandal,
Visakhapatnam, Andhra Pradesh, PIN : 531173, India.




Prof. Chanda Sekhar Seelamantula
Organising Chairperson, GATE 2024
(on behalf of NCB-GATE, for MoE)



T335F58

E071A3BB738F26373365E94D8CAF8D61

INSTRUCTIONS TO CANDIDATES

1. An electronic copy of the Admit Card is NOT acceptable. A printed copy of the Admit Card must be presented for verification along with the original valid photo identification document submitted at the time of application. In case the quality of the photograph on the identification document is poor, the candidate must bring an additional recent valid photo ID (Aadhaar Card, Driving License, PAN Card, Passport and Voter ID).

2. To facilitate the identity verification by the Examination Centre personnel, candidates are advised to report to the examination venue at least 90 minutes before the scheduled commencement of the examination. Candidates will NOT BE ALLOWED to login 30 minutes after the start of the exam.

3. Candidates will be permitted to occupy their seats before the scheduled start of the examination. Candidates can login and start reading the instructions 20 minutes before the start of the examination.

4. During the examination, a virtual scientific calculator will be available on the candidate's computer.

5. Personal calculators, mobile phones, watches of any kind or any other electronic devices are prohibited inside the Examination Centre. Charts, tables, papers, books, sheets and heavy ornaments are also not allowed inside the Test Centre.

6. A scribble pad will be provided for rough work. Candidates must write their name and Registration number on the scribble pad before using it. A candidate can possess only one scribble pad at any point of time. If the scribble pad gets filled, candidates can ask for another scribble pad, after returning the previous one to the

invigilator. A scribble pad once surrendered will not be returned to the candidate. At the end of the examination, the scribble pad in possession of the candidate must be returned to the invigilator.

7. Candidates must bring their own pen and pencil. Candidates are also allowed to bring a transparent water bottle.

8. Candidates are not allowed to bring any items other than those mentioned above. Examination Centre personnel are not responsible for the safety of the candidate's personal belongings. Candidates in possession of prohibited items will be deregistered, debarred from the examination, and may also be banned from appearing in future GATE examinations.

9. Candidates will not be allowed to leave the examination hall before the end of the examination.

10. Impersonation and violation of the above guidelines or the Code of Conduct as given in the **Information Brochure** will lead to cancellation of candidature and attract penal action.

11. PwD candidates are advised to bring their assistive devices, if any, and show them to the Examination Centre personnel for scrutiny.

12. PwD candidates who have been granted one-hour compensatory time in GATE 2024 examination are allowed to leave the examination hall after 12.30 PM in the forenoon session and after 5.30 PM in the afternoon session, by clicking the SUBMIT button only in the presence of the Invigilator. Once they click the SUBMIT button, the responses will be frozen, and the exam will end for them.

ADMIT CARD

Name of the Candidate **SAI KARTHIK ETTAMSETTI**

Registration Number **EC24S76117251**

Paper Code/Name **EC : Electronics and Communication Engineering**

Date **11th February 2024 (Sunday)**

Time **9:30 AM to 12:30 PM**


Session **Forenoon : S7**

Photo ID Submitted **Aadhaar ID (Number : 341806880167)**

Examination Centre Code: 6117

Address of the Centre:

iON Digital Zone iDZ 2 Chinamushidiwada,
Do.No - 15-6-3,
Beside NRI College, Opp. ABN Church, Chinamushidiwada, Pendurthi Mandal,
Visakhapatnam, Andhra Pradesh, PIN : 531173, India.




Prof. Chanda Sekhar Seelamantula

Organising Chairperson, GATE 2024
(on behalf of NCB-GATE, for MoE)



T163W47

92A933500873DD63BFADF4E889A26BA

INSTRUCTIONS TO CANDIDATES

1. An electronic copy of the Admit Card is NOT acceptable. A printed copy of the Admit Card must be presented for verification along with the original valid photo identification document submitted at the time of application. In case the quality of the photograph on the identification document is poor, the candidate must bring an additional recent valid photo ID (Aadhaar Card, Driving License, PAN Card, Passport and Voter ID).

2. To facilitate the identity verification by the Examination Centre personnel, candidates are advised to report to the examination venue at least 90 minutes before the scheduled commencement of the examination. Candidates will NOT BE ALLOWED to login 30 minutes after the start of the exam.

3. Candidates will be permitted to occupy their seats before the scheduled start of the examination. Candidates can login and start reading the instructions 20 minutes before the start of the examination.

4. During the examination, a virtual scientific calculator will be available on the candidate's computer.

5. Personal calculators, mobile phones, watches of any kind or any other electronic devices are prohibited inside the Examination Centre. Charts, tables, papers, books, sheets and heavy ornaments are also not allowed inside the Test Centre.

6. A scribble pad will be provided for rough work. Candidates must write their name and Registration number on the scribble pad before using it. A candidate can possess only one scribble pad at any point of time. If the scribble pad gets filled, candidates can ask for another scribble pad, after returning the previous one to the

invigilator. A scribble pad once surrendered will not be returned to the candidate. At the end of the examination, the scribble pad in possession of the candidate must be returned to the invigilator.

7. Candidates must bring their own pen and pencil. Candidates are also allowed to bring a transparent water bottle.

8. Candidates are not allowed to bring any items other than those mentioned above. Examination Centre personnel are not responsible for the safety of the candidate's personal belongings. Candidates in possession of prohibited items will be deregistered, debarred from the examination, and may also be banned from appearing in future GATE examinations.

9. Candidates will not be allowed to leave the examination hall before the end of the examination.

10. Impersonation and violation of the above guidelines or the Code of Conduct as given in the **Information Brochure** will lead to cancellation of candidature and attract penal action.

11. PwD candidates are advised to bring their assistive devices, if any, and show them to the Examination Centre personnel for scrutiny.

12. PwD candidates who have been granted one-hour compensatory time in GATE 2024 examination are allowed to leave the examination hall after 12.30 PM in the forenoon session and after 5.30 PM in the afternoon session, by clicking the SUBMIT button only in the presence of the Invigilator. Once they click the SUBMIT button, the responses will be frozen, and the exam will end for them.

DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

(An Autonomous Institute)

Approved by AICTE & Permanently affiliated to JNTUGV

Recognized u/s 2(f) & 12 (B) of UGC Act

Accredited by NAAC with 'A' Grade

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institution

ANAKAPALLE, VISAKHAPATNAM



B.Tech.

STUDENT ACADEMIC REGISTER

ACADEMIC YEAR 2023 - 2024

REGULATIONS R20

NAME OF THE FACULTY _____

BRANCH ECE YEAR IV SEM. I

SUBJECT Gate Clas.

DURATION FROM July 2023 - Dec 2023 TO Dec 2023

DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

(An Autonomous Institute)


Approved by AICTE & Permanently affiliated to JNTUGV

Recognized u/s 2(f) & 12 (B) of UGC Act

Accredited by NAAC with 'A' Grade

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institution

ANAKAPALLE, VISAKHAPATNAM



B.Tech.

STUDENT ACADEMIC REGISTER

ACADEMIC YEAR 2023 - 2024

REGULATIONS R20

NAME OF THE FACULTY _____

BRANCH IV - I YEAR EeB SEM. _____

SUBJECT GATE

DURATION FROM July 2023 - Dec 2023 TO Dec 2023

Dadi Institute of Engineering & Technology (A), Anakapalle.

arded
arks

13	25	4	11	8	25	1	8	15	22	29	6	12	20	20
20	10	11	12	13	14	15	16	17	18	19	20	21	22	23
20	22	21	26	22	35	32	37	36	39	45	42	49	46	48
24	16	18	A	20	22	26	28	20	32	34	36	38	40	42
25	16	18	20	22	24	26	28	30	32	34	36	38	40	42
26	16	18	20	22	24	26	28	30	32	34	36	38	40	42
27	16	18	20	22	24	26	28	30	32	34	36	38	40	42
28	16	18	20	22	24	26	28	30	32	34	36	38	40	42
29	A	16	18	20	22	26	28	30	32	34	36	38	40	42
30	16	18	20	22	24	26	28	30	32	34	36	38	40	42
31	16	18	20	22	24	26	28	30	32	34	36	38	40	42
32	16	18	20	22	24	26	28	30	32	34	36	38	40	42
34	16	18	20	22	24	26	28	30	32	34	36	38	40	42
35	A	16	18	20	22	26	28	30	32	34	36	38	40	42
36	16	18	20	22	24	26	28	30	32	34	36	38	40	42
37	16	18	20	22	24	26	28	30	32	34	36	38	40	42
38	16	18	20	22	24	26	28	30	32	34	36	38	40	42
39	16	18	20	22	24	26	28	30	32	34	36	38	40	42
40	A	16	18	20	22	24	26	28	30	32	34	36	38	40
41	A	16	18	20	22	24	26	28	30	32	34	36	38	40
42	16	18	20	22	24	26	28	30	32	34	36	38	40	42
44	16	18	20	22	24	26	28	30	32	34	36	38	40	42
45	16	18	20	22	24	26	28	30	32	34	36	38	40	42
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15														

Sl. No.	Date	No. of Periods engaged	Topic Covered	REMARKS
1)	12/7/23	2	linear algebra: Vector space, matrix algebra, rank	TLM-3
2)	13/7/23	2	calculus: Mean Value theorems, Variable separable method, initial and boundary value problems	TLM-1
3)	26/7/23	2	differential equations: first order equations, higher order linear differential equations, partial differential equations	TLM-3
4)	2/8/23	2	Vector analysis: Vectors in plane and Space, Vector operations, gradient, divergence and curl, Gauss's, Green's and Stokes theorem	TLM-1
5)	9/8/23	2	Complex analysis: Analytic functions, Convergence tests, Taylor and Laurent Series	TLM-3
6)	11/8/23	2	probability and statistics: Mean, median, mode, standard deviation	TLM-3
7)	23/8/23	2	Circuit analysis: Time and frequency domain analysis of linear circuits: RL, RC and RLC circuits.	TLM-1
8)	30/8/23	2	continuous time signal - fourier series and fourier transform,	PTB
9)	13/9/23	2	Discrete-time signals: DTFT, DFT	TLM-3
10)	20/9/23	2	group delay, phase delay	
11)	27/9/23	2	carrier transport: drift current, mobility and resistivity, MOSFET	
12)	4/10/23	2	diode circuits: clipping, clamping and rectifiers.	TLM-3
13)	4/10/23	2	BJT and MOSFET amplifiers: biasing, ac coupling, small analysis	TLM-3
14)	18/10/23	2	op-amp circuits: Summers, integrators, active filters and oscillations.	TLM-1
15)	25/10/23	2		



Dadi Institute of Engineering & Technology (A), Anakapalle.

SYLLABUS COVERAGE REPORT

Sl. No.	Date	No. of Periods engaged	Topic Covered	REMARKS
16)	1/11/23	2	Sequential circuits: latches and flip-flop counters, propagation delay.	TLM - 3
17)	2/11/23	2	Data converters; Sample and hold circuits, ADCs and DACs.	.
18)	15/11/23	2	Semiconductor memories: ROM, SRAM, DRAM	TLM - 3
19)	22/11/23	2	Computer organization: machine instructions, ALU, data path and control unit.	TLM - 3
20)	29/11/23	2	Control Systems: Basic control system components, Signal flow graph; frequency response.	TLM - 1
			Random process: properties of white noise	.
21)	20/11/23	2	Digital communications: Spectra of AM and FM, super heterodyne detections.	TLM - 1
22)	12/12/23	2	Maxwell's equation: Boundary conditions.	TLM - 3
23)	6/12/23	2	Plane waves and properties: Skin depth, polarization	TLM - 2
24)	20/12/23	2	Transmission lines: Smith chart, impedance matching, Impedance transformation.	TLM - 3 rip



DADI INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by A.I.C.T.E., New Delhi & Permanently Affiliated to JNTU GV)

Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.

NII-16, Anakapalle - 531002, Visakhapatnam, A.P.

Website: www.diet.edu.in, 9963993229, E-mail: info@diet.edu.in, principal@diet.edu.in


CIRCULAR

DATE : 07/08/2023

All the students of III, IV year B.Tech students here by informed that the GATE notification had been released on 5TH August 2023. The exam will be in February 2024 through online mode. The last date for applying GATE exam is 29th September 2023. The EEE department is going conduct gate classes during their respective subject hours and special slots for IV years. So students of B.Tech EEE are instructed to kindly make the best use of this opportunity.

HAPPY LEARNING & ALL THE VERY BEST!!

Venue: LH- 32, 33


07/8/23
HOD, EEE

(Dr. A.S.L.K.Gopalamma)

Head of the Department
Electrical & Electronics Engg.
Dadi Institute of Engg. Tech.
Anakapalle - 531 002

UNIVERSITY SYLLABUS

EE Electrical Engineering

Section 1: Engineering Mathematics

Linear Algebra: Matrix Algebra, Systems of linear equations, Eigenvalues, Eigenvectors.

Calculus: Mean value theorems, Theorems of integral calculus, Evaluation of definite and improper integrals, Partial Derivatives, Maxima and minima, Multiple Integrals, Fourier series, Vector identities, Directional derivatives, Line integral, Surface integral, Volume integral, Stokes's theorem, Gauss's theorem, Divergence theorem, Green's theorem.

Differential Equations: First order equations (linear and nonlinear), Higher order linear differential equations with constant coefficients, Method of variation of parameters, Cauchy's equation, Euler's equation, Initial and boundary value problems, Partial Differential Equations, Method of separation of variables.

Complex Variables: Analytic functions, Cauchy's integral theorem, Cauchy's integral formula, Taylor series, Laurent series, Residue theorem, Solution integrals.

Probability and Statistics: Sampling theorems, Conditional probability, Mean, Median, Mode, Standard Deviation, Random variables, Discrete and Continuous distributions, Poisson distribution, Normal distribution, Binomial distribution, Correlation analysis, Regression analysis.

Section 2: Electric circuits

Network Elements: ideal voltage and current sources, dependent sources, R, L, C, M elements; Network solution methods: KCL, KVL, Node and Mesh analysis; Network Theorems: Thevenin's, Norton's, Superposition and Maximum Power Transfer theorem; Transient response of dc and ac networks, sinusoidal steady-state analysis, resonance, two port networks, balanced three phase circuits, star-delta transformation, complex power and powerfactor in ac circuits.

Section 3: Electromagnetic Fields

Coulomb's Law, Electric Field Intensity, Electric Flux Density, Gauss's Law, Divergence, Electric field and potential due to point, line, plane and spherical charge distributions, Effect of dielectric medium, Capacitance of simple configurations, Biot-Savart's law, Ampere's law, Curl, Faraday's law, Lorentz force, Inductance, Magnetomotive force, Reluctance, Magnetic circuits, Self and Mutual inductance of simple configurations.

Section 4: Signals and Systems

Representation of continuous and discrete time signals, shifting and scaling properties, linear time invariant and causal systems, Fourier series representation of continuous and discrete time periodic signals, sampling theorem, Applications of Fourier Transform for continuous and discrete time signals, Laplace Transform and Z transform, R.M.S. value, average value calculation for any general periodic waveform.

Section 5: Electrical Machines

Single phase transformer: equivalent circuit, phasor diagram, open circuit and short circuit tests, regulation and efficiency; Three-phase transformers: connections, vector groups, parallel operation; Auto-transformer, Electromechanical energy conversion principles; DC machines: separately excited, series and shunt, motoring and generating mode of operation and their characteristics, speed control of dc motors; Three-phase induction machines: principle of operation, types, performance, torque-speed characteristics, no-load and blocked-rotor tests, equivalent circuit, starting and speed control; Operating principle of single-phase induction motors; Synchronous machines: cylindrical and salient pole machines, performance and characteristics, regulation and parallel operation of generators, starting of synchronous motors; Types of losses and efficiency calculations of electric machines.

Section 6: Power Systems

Basic concepts of electrical power generation, ac and dc transmission concepts, Models and performance of transmission lines and cables, Economic Load Dispatch (with and without considering transmission losses), Series and shunt compensation, Electric field distribution and insulators, Distribution systems, Per-unit quantities, Bus admittance matrix, Gauss- Seidel and Newton-Raphson load flow methods, Voltage and Frequency control, Power factor correction, Symmetrical components, Symmetrical and unsymmetrical fault analysis, Principles of over-current, differential, directional and distance protection; Circuit breakers, System stability concepts, Equal area criterion.

Section 7: Control Systems

Mathematical modelling and representation of systems, Feedback principle, transfer function, Block diagrams and Signal flow graphs, Transient and Steady-state analysis of linear time invariant systems, Stability analysis using Routh-Hurwitz and Nyquist criteria, Bode plots, Root loci, Lag, Lead and Lead-Lag compensators; P, PI and PID controllers; State space model, Solution of state equations of LTI systems

Section 8: Electrical and Electronic Measurements

Bridges and Potentiometers, Measurement of voltage, current, power, energy and power factor; Instrument transformers, Digital voltmeters and multi-meters, Phase, Time and Frequency measurement; Oscilloscopes, Error analysis.

Section 9: Analog and Digital Electronics

Simple diode circuits: clipping, clamping, rectifiers; Amplifiers: biasing, equivalent circuit and frequency response; oscillators and feedback amplifiers; operational amplifiers: characteristics and applications; single stage active filters, Active Filters: Sallen Key, Butterworth, VCOs and timers, combinatorial and sequential logic circuits, multiplexers, demultiplexers, Schmitt triggers, sample and hold circuits, A/D and D/A converters.

Section 10: Power Electronics

Static V-I characteristics and firing/gating circuits for Thyristor, MOSFET, IGBT; DC to DC conversion: Buck, Boost and Buck-Boost Converters; Single and three-phase configuration of uncontrolled rectifiers; Voltage and Current commutated Thyristor based converters; Bidirectional ac to dc voltage source converters; Magnitude and Phase of line current harmonics for uncontrolled and thyristor based converters; Power factor and Distortion Factor of ac to dc converters; Single-phase and three-phase voltage and current source inverters, sinusoidal pulse width modulation.

**DADI INSTITUTE OF
ENGINEERING & TECHNOLOGY**
(An Autonomous Institute)


Approved by AICTE & Permanently affiliated to JNTUGOV

Recognized u/s 2(f) & 12 (B) of UGC Act

Accredited by NAAC with 'A' Grade

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institution

ANAKAPALLE, VISAKHAPATNAM



B.Tech.

STUDENT LAB REGISTER

ACADEMIC YEAR 2023-24

REGULATIONS R-20

NAME OF THE FACULTY P.Sravani Lakshmi / k.Vijaykumar

BRANCH EEE-A YEAR 2023-24 SEM. 1

SUBJECT GATE

DURATION FROM _____ TO _____

Dadi Institute of Engineering & Technology (A), Anakapalle.

Alle.

26/10	2/11	21/11	21/11	9/11	9/11	9/11	16/11	16/11	16/11	23/11	23/11	23/11	7/12	7/12
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	A	11	12	13	14	15	16	17	18	19	A	20
A	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	A	15	16	17	18	19	20	21
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	A	19	20	21
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	A	12	13	14	15	16	17	18	19	20	21
A	9	10	11	12	13	14	15	16	17	18	19	20	21	22
8	9	10	11	12	13	14	A	15	16	17	18	19	20	A
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	19	20	21	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	K	17	18	19	20	A	21	22
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	A	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	A	10	11	12	13	14	15	16	17	18	19	20	21	22
8	9	10	11	12	13	14	15	16	17	18	A	19	20	21
9	10	11	12	13	A	14	15	16	17	18	19	20	21	22
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	A	10	11	12	13	14	15	16	17	18	A	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	L3
8	9	10	11	12	13	14	15	16	17	18	19	20	21	12
①	②	③	④	⑤	⑥	⑦	⑧	⑨	⑩	⑪	⑫	⑬	⑭	⑮

Dadi Institute of Engineering & Technology (A), Anakapalle.

	7/12	14/12	14/12	21/12	21/12	21/12	28/12	28/12	28/12	4/1	4/1	4/1
24	25	26	27	28	29	30	31	32	33	34	35	36
21	22	23	24	25	26	27	28	29	30	31	32	33
A	23	24	25	26	27	28	29	30	31	32	33	34
24	25	26	27	28	29	30	31	32	33	34	35	36
22	23	24	25	26	27	28	29	30	A	31	32	33
24	25	26	27	28	29	30	31	32	33	34	35	36
22	23	24	25	26	27	28	29	30	31	32	33	34
A	24	25	26	27	28	29	30	31	32	33	34	35
24	25	26	27	28	29	30	31	32	33	34	35	36
24	25	26	27	28	29	30	31	32	33	34	35	36
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
A	24	25	26	27	A	28	29	30	A	31	32	33
24	25	26	27	28	29	30	31	32	33	34	35	36
23	24	25	A	26	27	28	29	30	31	32	33	34
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
22	23	24	25	26	27	28	29	30	A	31	32	33
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
24	25	26	A	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	A	34
24	25	26	27	28	29	30	31	32	33	34	35	36
23	24	25	26	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	34	35
24	25	26	A	27	28	29	30	31	32	33	34	35
23	24	25	26	27	28	29	30	31	32	33	A	34
24	25	26	27	28	29	30	31	32	33	34	35	36
23	24	25	26	27	28	29	30	31	32	33	34	35

① ① ② ① ① ② ① ② ① ① ④ ① ①



Dadi Institute of Engineering & Technology (A), Anakapalle.

Sl. No.	Roll No.	Name of the Student	Dt/M	5/10	5/10	5/10	9/10	9/10	9/10	26/10	26/10
				1	2	3	4	5	6	7	8
31.	21U45A0220	C. MUTHYALA Naidu		1	2	3	4	5	6	7	8
32.	21U45A0221	M. RAMA KRISHNA		A	1	2	3	4	5	6	7
33.	21U45A0222	M. MANIKANTA		1	2	3	4	5	6	7	8
34.	21U45A0223	M. HARIIKA		1	2	3	4	5	6	7	8
35.	21U45A0224	M. VENKATA KUMAR		1	2	3	4	5	6	7	8
36.	21U45A0225	M. VENKATA SAI		1	2	3	A	5	6	7	8
37.	21U45A0226	M. NAGARAJTU		1	2	3	4	5	6	7	8
38.	21U45A0227	M. PRAMODH		1	2	3	4	5	6	7	8
39.	21U45A0228	M. VINAY KUMAR		A	1	2	3	4	A	5	6
40.	21U45A0229	K. NAGA DURGA PRASAD		1	2	3	4	5	6	7	8
41.	21U45A0230	P. GAYATHRI		1	2	3	4	5	6	7	8
42.	21U45A0231	P. JYOTHI AMAR SWAROOP		1	2	3	4	5	6	7	8
43.	21U45A0232	P. LAXMAN SAI		1	2	3	A	4	5	6	7
44.	21U45A0233	P. KARTHIK		1	2	3	4	5	6	7	8
45.	21U45A0234	P. VENKATA RAMANA		1	2	3	4	5	6	7	8
46.	21U45A0235	R. VENU		1	2	A	3	4	5	6	7
47.	21U45A0236	S. VAMSI KRISHNA		1	2	3	4	5	6	A	7
48.	21U45A0237	V. MANI KUMAR		A	2	3	4	5	6	7	8

Signature of Faculty

@ @ @ @ @ @ @

Signature of HOD

26/10/2016

Dadi Institute of Engineering & Technology (A), Anakapalle.

le.

Total
Internal
Marks
Awarded

26/10	2/11	21/11	21/11	9/11	9/11	9/11	16/11	16/11	16/11	23/11	23/11	23/11	7/12	7/12
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	11	12	13	14	15	16	17	18	19	20	21	22	23	27
9	10	11	12	13	14	A	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
8	9	10	A	11	12	13	14	15	16	17	18	19	20	21
A	8	9	10	11	12	13	14	15	A	16	17	18	19	20
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
37	9	10	11	12	13	14	15	16	17	18	19	20	21	22

() () () () () () () () () () () () () () ()

Dadi Institute of Engineering & Technology (A), Anakapalle,

7/12	14/12	14/12	14/12	21/12	21/12	28/12	28/12	28/12	A1	A1	A1		
24	25	26	27	28	29	30	31	32	33	34	35	36	37
24	25	26	27	28	29	30	31	32	33	34	35	36	38
25	26	27	28	29	30	A	31	32	33	34	A	35	
23	24	25	26	27	28	29	30	31	32	33	24	35	
A	24	25	26	27	28	29	30	31	32	33	34	35	
24	25	26	27	28	29	30	31	32	33	34	35	36	
24	25	26	27	28	29	30	31	32	33	34	A	35	
24	25	26	A	27	28	29	30	31	32	33	34	35	
22	23	24	25	26	27	28	29	30	31	32	A	33	
24	25	26	27	28	29	30	31	32	33	34	35	36	
24	25	26	27	28	29	30	31	32	33	34	35	36	
23	24	25	26	27	A	28	29	30	31	32	33	34	
23	A	24	25	26	27	28	29	30	31	32	33	34	
24	25	26	27	28	29	30	31	32	A	33	34	35	
25	26	27	28	29	30	31	32	33	34	35	36	37	
22	23	24	25	26	27	28	29	30	31	32	33	34	
21	22	23	24	25	A	26	27	28	29	30	31	32	
23	24	25	26	27	28	29	30	31	32	33	34	35	
8	24	25	26	27	28	29	30	31	32	33	34	35	36



Ⓐ Ⓑ Ⓒ Ⓓ Ⓔ Ⓕ Ⓖ Ⓗ Ⓘ Ⓙ Ⓕ Ⓗ Ⓕ Ⓗ Ⓗ

Ⓐ ↗
Ⓑ ↘

Ⓜ
Ⓜ

Sl. No.	Date	No. of Periods engaged	Topic Covered	REMARKS
1	5/10	1	Network elements, ideal voltage & Current Sources, R, L, C elements.	TLM - 1,3
2	5/10	1	KCL, KVL, Node & mesh Analysis.	TLM - 1,3
3	5/10	1	Thevenin's Theorem, Norton's Theorem	TLM 1,3
4	19/10	1	Superposition & Max ^m power trans - fer theorem.	TLM 1,3
5	19/10	1	Transient response of DC circuits	↗
6	19/10	1	Transient response of AC Circuits	TLM 1,3
7	26/10	1	Two port networks.	TLM 1,3
8	26/10	1	Balanced three phase circuits	TLM 1,3
9	26/10	1	Star/delta transformation.	TLM 1,3
10	2/11	1	Complex power & Power factor in A.C Circuits.	TLM 1,3
11	2/11	1	Transmission line Constants	TLM 1,3
12	2/11	1	Voltage regulation of short & medium T-line P-I diagram & loadings	↗
13	9/11	1	Concept of CHP & AHS	
14	9/11	1	Power system features	TLM 1,3
15	9/11	1	Reflection & Refraction coefficient	
16	16/11	1	Capacitance in T-line	TLM - 1,3
17	16/11	1	Concept of Colar problem on Colar	TLM - 1
18	16/11	1	Factors affecting Colar	↗
19	23/11	1	Normal crest & valley distorts	

Sl. No.	Date	No. of Periods engaged	Topic Covered	REMARKS
20	23/11	1	Problem on capacitor	TLM-1,3
21	23/11	1	Characteristics of SCR, MOSFET, IGBT	TLM-1
22	7/12	1	1Ø and 3Ø Rectifiers	TLM-1
23	7/12	1	Four Quadrant operation of chopper	AA
24	7/12	1	Slip power Recovery schemes	TLM-1
25	14/12	1	1Ø cyclo converters & AC drives	TLM-1,3
26	14/12	1	Slip Torque characteristics of induction motors	TLM-1,3
27	14/12	1	Load commutation & two line commutated inverters	TLM-1,3
28	21/12	1	Speed control of DC motor fed from a 1Ø & fully controlled rectifiers	AA
29	21/12	1	Three phase inverters	TLM-1,3
30	21/12	1	Speed control of synchronous motor	TLM-1,3
31	28/12	1	Stability Analysis	TLM-1,3
32	28/12	1	Bode plot	TLM-1
33	28/12	1	Root locus	TLM-1,3
34	4/1	1	Problems on Root locus.	TLM 1,3
35	4/1	1	Nyquist	TLM 1,3.
36	4/1	1	Polar plot, Nyquist plot.	AA
37				

DADI INSTITUTE OF ENGINEERING & TECHNOLOGY



ANAKAPALLE

STUDENTS LAB REGISTER

ACADEMIC YEAR 23-24

NAME OF THE FACULTY P. Srinivasulu / R. Vijay Kumar

BRANCH EEE YEAR 2023 SEM. 3

SUBJECT GATE

DURATION FROM 11/10/23 TO 31/2024

Sl. No.	Roll No.	Name of the Student	Dt/M	1/1/10	1/1/10	4/1/10	18/1/10	18/1/10	18/1/10	25/1/10	25/1/10
				1	2	3	4	5	6	7	8
1.	21U45A0238	Y. K. RAM MAVEE		1	2	3	A	4	5	6	7
2.	21U45A0239	A. SAI KUMAR		1	2	A	3	4	5	6	7
3.	21U45A0240	A. KUSHAL		A	1	2	3	4	5	6	7
4.	21U45A0241	B. KURMA REDDY		1	2	3	A	4	5	6	7
5.	21U45A0242	B. BALAJI		A	1	2	3	4	5	A	6
6.	21U45A0243	B. ANUSHA		1	2	3	4	5	A	6	7
7.	21U45A0244	B. PAVAN YAMSI		1		A	3	4	5	6	7
8.	21U45A0245	B. VEERA SAI MANITEJA		1	2	3	4	5	6	7	8
9.	21U45A0246	B. LOHITH KUMAR		1	2	3	4	A	5	6	7
10.	21U45A0247	CH. SAI MOUNIKA		1	2	3	4	5	6	7	8
11.	21U45A0248	D. GOWTHAM SAI KARTHIK		1	A	2	3	4	5	6	7
12.	21U45A0249	D. VINAY		1	2	3	4	5	6	7	8
13.	21U45A0250	D. NAGARAO		1	2	3	4	5	6	7	8
14.	21U45A0251	D. NAMEEN		1	2	3	4	5	6	A	7
15.	21U45A0252	D. LAXMAN KUMAR		1	2	3	4	5	6	7	8
16.	21U45A0253	P. DURGA PRASAD		1	2	3	4	5	6	7	A
17.	21U45A0254	G. SRINIVASA RAJU		1	2	3	4	5	6	7	8
18.	21U45A0255	G. GANESH		1	2	3	A	4	5	6	7
19.	21U45A0256	J. TULSI RAM		1	2	3	4	5	6	7	8
20.	21U45A0257	K. HARINADH		1	2	3	4	5	6	7	8
21.	21U45A0258	K. YOGITHA		1	2	3	4	5	6	A	7
22.	21U45A0259	K. CHUMITHA		1	2	3	4	5	6	7	8
23.	21U45A0260	K. DEEKSHITHA		1	2	3	4	5	6	7	8
24.	21U45A0261	KISHAN KUMAR		1	2	A	3	4	5	6	7

Signature of Faculty

① ② ③ ④ ⑤ ⑥ ⑦

Signature of HOD

Jyoti
2010

Engineering & Technology, Anakapalle.

25/10	1/11	11/11	11/11	15/11	15/11	15/11	22/11	22/11	24/11	24/11	29/11	29/11	29/11	6/12	6/12
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	A	11	12	13	14	15	A	16	17	18	19	A	
8	9	10	11	12	13	14	A	15	16	17	18	19	20	21	
8	A	9	10	11	12	13	14	15	16	17	18	19	20	21	
8	9	10	11	12	13	A	14	15	16	17	18	A	19	20	
7	8	9	10	11	12	13	14	A	15	16	17	18	19	20	
8	9	10	11	A	12	13	14	15	16	17	18	19	20	21	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	A	11	12	13	14	15	16	17	18	19	20	21	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	A	11	12	13	14	15	16	17	18	19	20	21	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	11	A	12	13	14	15	16	17	18	19	20	21	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	A	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
9	10	11	12	A	13	14	15	16	A	A	17	18	19	A	
8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	

① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩ ⑪ ⑫ ⑬ ⑭ ⑮

Sl. No.	Date	No. of Periods engaged	Experiments Conducted	REMARKS
1	11/10	1	Network Elements, Ideal Current & Voltage Sources, R, L, C elements.	TLM-1, 3
2	11/10	1	KCL, KVL, Node & mesh Analysis.	TLM-1, 3
3	11/10	1	Thevenin's theorem & Norton's theorem.	TLM-1, 3
4	18/10	1	Superposition & Maximum Power transfer theorem.	TLM 1, 3
5	18/10	1	Transient response of D.C. circuit	TLM 1, 3
6	18/10	1	Transient response of A.C. circuit	TLM 1, 3
7	25/10	1	Two port Network, Z, Y, h, ABUD parameters.	TLM 1, 3
8	25/10	1	Balanced three phase system	TLM 1, 3
9	25/10	1	Star/Delta transformation	TLM 1, 3
10	1/11	1	Complex power & power factor of A.C. circuits.	TLM 1, 3
11	1/11	1	Transmission Line constants.	TLM 1, 3
12	1/11	1	Voltage regulation of short & medium transmission line for p.f.	TLM 1, 3
13	15/11	1	Concept of GMR & GMD	TLM-1, 3
14	15/11	1	Power System Transients,	TLM-1, 3
15	15/11	1	Reflection & refraction Co-efficients	TLM 1, 3
16	22/11	1	Capacitance of a transmission Line	TLM 1, 3
17	22/11	1	Corona, Problems with corona, loss,	TLM 1, 3
18	22/11	1	Factors affecting corona.	TLM 1, 3
19	29/11	1	Visual Critical Disruptive Voltage.	TLM 1, 3
20	29/11	1	Problems on Corona loss.	TLM 1, 3
21	29/11	1	Characteristics of SCR, MOSFET & IGBT.	TLM 1
22	6/12	1	1φ & 3φ Rectifiers using SCR,	TLM 1
23	6/12	1	Chopper, Four quadrant operation	TLM 1
24	6/12	1	Slip power recovery schemes.	TLM 1, 3
25	13/12	1	1φ Cyclo Converters & AC Drives	TLM 1, 3
26	13/12	1	Slip torque characteristics of 3φ Induction Motor	TLM 1, 3

DADI INSTITUTE OF ENGINEERING AND TECHNOLOGY

Department of EEE			
GATE REGISTERED STUDENTS -2024			
S.No.	HT No.	Student Name	GATE ID
1	20U41A0202	ORUPULA PUJA HEMANTH	T116X96
2	20U41A0203	PEYYALA MOHAN	T116U34
3	20U41A0205	KASIREDDY SAI YASWANTH	T100S92
4	20U41A0206	SIYYADRI JAGAN KUMAR	T116U79
5	20U41A0207	BODDAPU MANIKANTA	T116V18
6	20U41A0209	GEDDAM BHARATHI	T117E53
7	20U41A0215	KAKARLAMOODI VISHNU VARDHAN	T116X31
9	21U45A0202	ATHAVA PRAVEEN KUMAR	T116R30
10	21U45A0207	DUKKA SRINIVASA REDDY	T116Y15
11	21U45A0208	DULLA PAVAN KUMAR	T156S25
12	21U45A0209	GANDRETI GOWTHAM PATNAIK	T138H62
13	21U45A0211	GANNU UMA MAHESWARI	T116H94
14	21U45A0212	GINNI NAVEEN KUMAR	T117H19
15	21U45A0213	GOPASANA YASWANTH SURYA PADMAKAR	T116J31
16	21U45A0217	KANUMAREDDY LEELA VARAHA LAVANYA	T116R25
17	21U45A0218	KORUKONDA YAMINI PRIYANKA	T117B96
18	21U45A0219	KUNDALA BHANU SAI KRISHNA	T124N71
19	21U45A0221	MADAKA RAMA KRISHNA	T102E76
20	21U45A0222	MADETI MANIKANTA	T103P24
21	21U45A0224	MALLA VENKATA KUMAR	T117E16
22	21U45A0225	MARISERLA VENKATA SAI	T117G63
23	21U45A0227	MERUGU PRAMODH	T116N86
24	21U45A0228	MUMMANA VINAY KUMAR	T117G70
25	21U45A0229	NAGA DURGA PRASAD KODIBOYINA	T116V82.
26	21U45A0230	PALAKA GAYATHRI	T104E77
27	21U45A0231	PATTA JYOTHI AMAR SWAROOP	T124N70
28	21U45A0232	PEBBULI LAXMAN SAI	T104R39
29	21U45A0233	PEDIREDLA KARTHIK	T126S58
30	21U45A0234	PILLA VENKATA RAMANA	T124K71
31	21U45A0235	REYYI VENU	T106R28
32	21U45A0236	S VAMSI KRISHNA	T116U56
33	21U45A0237	VIRODHULA MANIKUMAR	T122B19
34	21U45A0238	YAMANA KIRANMAYE	T119Z61
35	21U45A0241	BAKI KURMAREDDY	T151F19
36	21U45A0242	BETHA BALAJI	T343Y31

37	21U45A0243	BODDETI ANUSHA	T114S24
38	21U45A0245	BODDU VEERA SAI MANI TEJA	T196W53
39	21U45A0246	Buddha Lohith Kumar	T258X78
40	21U45A0247	CHEKKA SHRI SAI MOUNIKA	T110S28
41	21U45A0249	DASARI VINAY	T323W71
42	21U45A0251	DEVARAKONDA NAVEEN KUMAR	T209F10
43	21U45A0255	GOKULAPATI GANESH	T116W29
44	21U45A0258	KANDREGULA YOGITHA SUBHADRA	T116S87
45	21U45A0259	KANNAM CHUHITHA	T120Y20
46	21U45A0263	KORIBILLI VEERA VENKATA SAI BHAVANI	T116M49
47	21U45A0264	KUNDRAPU KOUSALYA	T116P49
48	21U45A0265	MALLA BHARGAV SWAMY	T123J48
49	21U45A0266	MANGARAJU SWATHI	T115G46
50	21U45A0267	MARISETTY NEERAJ	T118S59
51	21U45A0268	MOHAMMAD GULAM MUSTHAFA	T258Q47
52	21U45A0269	MULAPARTHI ADITYA SAI	T232V45
53	21U45A0272	PAPPALA TEJASRI	T115Y56
54	21U45A0273	PERLA SANDHYA	T115Z90
55	21U45A0276	SARAGADAM SASHIDHAR	T375S85
56	21U45A0278	VEMPARALA VENKATA NAGA VAMSI KRISHNA	T112Y26
57	22U45A0203	BARNIKANA SRAVANI	T124Z76
58	22U45A0205	BOBBARI LAVANYA	T125D79
59	22U45A0212	GIRIJALA MOUNIKA	T125B27
60	22U45A0216	JUVVALA VIJAY KUMAR	T137u64
61	22U45A0222	KOPPISETTI BABY SAROJINI	T125D11
62	22U45A0224	KOTTE DIVYA NAGA BALA SAI	T125C15
63	22U45A0236	VEGI DHANRAJ	T345D47
64	22U45A0237	YENNI KARTHIK	T196K36
65	22U45A0217	KAKUMANU V K VASANTHA CHARI	T351Y83
66	22U45A0239	DODDI CHAKRADHAR	T483C1



GRADUATE APTITUDE TEST IN

अभियांत्रिकी स्नातक अभिक्षमता परीक्षा

ORGANISING INSTITUTE: INDIAN INSTITUTE OF SCIENCE, BENGALURU

ADMIT CARD

Name of the Candidate **ORUPULA PUJA HEMANTH**

Registration Number **EE24S86118035**

Paper Code/Name **EE : Electrical Engineering**

Date **11th February 2024 (Sunday)**

Time **2:30 PM to 5:30 PM**


Session **Afternoon : S8**

Photo ID Submitted **Aadhaar ID (Number : 862743556969)**

Examination Centre Code: 6118

Address of the Centre:

Xeon Technologies,
D No 7-183,
Behind Taj Marbles, Chanukya Nagar, Chinamushidiwada, Pendurthi,
Visakhapatnam, Andhra Pradesh, PIN : 531173, India.



Prof. Chandra Sekhar Seelamantula
Organising Chairperson, GATE 2024
(on behalf of NCB-GATE, for MoE)

INSTRUCTIONS TO CANDIDATES

1. An electronic copy of the Admit Card is NOT acceptable. A printed copy of the Admit Card must be presented for verification along with the original valid photo identification document submitted at the time of application. In case the quality of the photograph on the identification document is poor, the candidate must bring an additional recent valid photo ID (Aadhaar Card, Driving License, PAN Card, Passport and Voter ID).

invigilator. A scribble on the card or any other document in the possession of the candidate.

7. Candidates must bring an electronic device (mobile phone, laptop, etc.) which is also allowed to bring.

8. Candidates are not allowed to bring any electronic device (mobile phone, laptop, etc.) which is not permitted.



GRADUATE APTITUDE TEST IN

अभियांत्रिकी स्नातक अभिक्षमता परीक्षा

ORGANISING INSTITUTE: INDIAN INSTITUTE OF SCIENCE, BENGALURU

ADMIT CARD

Name of the Candidate **PEYYALA MOHAN**

Registration Number

EE24S86115360

Paper Code/Name

EE : Electrical Engineering

Date

11th February 2024 (Sunday)

Time

2:30 PM to 5:30 PM

Session

Afternoon : S8


Photo ID Submitted

Aadhaar ID (Number : 793397782832)

Examination Centre Code: 6115

Address of the Centre:

iON Digital Zone iDZ Sheela Nagar,
Door No. 32-12-329/5 and 6,
Icon Krishi Hospitals Road, Sheela Nagar,
Visakhapatnam, Andhra Pradesh, PIN : 530012, India.


Prof. Chandra Sekhar Seelamantula
Organising Chairperson, GATE 2024
(on behalf of NCB-GATE, for MoE)

INSTRUCTIONS TO CANDIDATES

1. An electronic copy of the Admit Card is NOT acceptable. A printed copy of the Admit Card must be presented for verification along with the original valid photo identification document submitted at the time of application. In case the quality of the photograph on the identification document is poor, the candidate must bring an additional recent valid photo ID (Aadhaar Card, Driving License, PAN Card, Passport and Voter ID).

invigilator. A scribble on the card will disqualify the candidate. At the time of examination, the candidate must not possess any electronic device.

7. Candidates must bring their own writing instruments. They will also be allowed to bring a calculator.

8. Candidates are not allowed to bring mobile phones or any other electronic devices.

Your GATE 2024 Result [EE]

Name

VISHNU VARDHAN KAKARLAMOODI

Registration Number

EE24S86115526

Gender

Male

Parent's/Guardian's name

KAKARLMOODI KIRAN KUMAR

Date of Birth (YYYY-MM-DD)

2002-12-28

Examination Paper

Electrical Engineering (EE)



Photograph

K. Vishnu Vardhan

Signature

Marks out of 100#

19

All India Rank in this test paper

17839

Qualifying Marks##

25.7

23.1

17.1

General

OBC-NCL/EWS

SC/ST/PwD

GATE Score

262

#Normalized marks in case of multisession papers (CE and CS).

##A candidate is considered qualified if the marks secured are greater than or equal to the qualifying marks mentioned for the category, for which a valid category certificate, if applicable, must be produced along with the Score Card.

[FAQ for GATE Score](#)

CLOSE



(Approved by A.I.C.T.E., New Delhi & Permanently Affiliated to JNTU GV)

Accredited by NAAC with 'A' Grade and Inclusion u/s 2(f) & 12(B) of UGC Act

An ISO 9001:2015, ISO 14001:2015 & ISO 45001:2018 Certified Institute.

NH-16, Anakapalle - 531002, Visakhapatnam, A.P.

Dept. Name -EEE Course / Year / Sem -B.Tech/ IV/ IA Academic Year - 2023-24 w.e.f 03/10/2023

Day/ PERIOD			Class Teacher - Mr G Jagadeesh			Total Strength- 48	ROOM NO :32		
	9:00-9:50 AM	9:50- 10:40	10:40-11 AM	11:00- 11:50	11:50-12:40 PM		12:40 - 1:30 PM	1:30-2:20 PM	2:20-3:10 PM
MON	PSOC	FACTS	BREAK	HEV	HV	LUNCH	AI	IE	AI
TUE	IE	PSOC		HEV	AI		FACTS	PSOC	HEV
WED	AI	IE		FACTS	PSOC		HEV	FACTS	BACK LOG
THU	GATE	GATE		GATE	PROJECT		PROJECT	PROJECT	PROJECT
FRI	----	----		----	----		----	----	----
SAT	----	----		----	----		----	----	----

S.No	Sub Code	Subject Name /LAB	No of Periods	Name of the faculty
1	FACTS	Flexible Alternating Current Transmission Systems	4	Mr A Krishna Nag
2	PSOC	Power System Operation and Control	4	Mr K Vijay Kumar
3	HEV	Hybrid Electric Vehicles	4	Mr BV Veeranjaneyulu
4	AI	AI Applications to Electrical Engineering	4	Mr G Jagadeesh
5	IE	Industrial Electronics	3	Mrs Alfonse Jose
6	HV	Human Values	1	Dr ASLK Gopalamma
7	MENTORIN		1	All Mentors

Che Prasanna
TIME TABLE INCHARGE
Mrs Ch L Prasanna

ASLGopalamma

HOD
Dr ASLK Gopalamma

Head of the Department
Electrical & Electronics Engg.
Dadi Institute of Engg. Tech.
Anakapalle - 531 002



Dept. Name -EEE Course / Year / Sem -B.Tech/ IV/ I B Academic Year - 2023-24 w.e.f 03/10/2023

Class Teacher - Mr K Vijay Kumar Total Strength- 45 ROOM NO : 32

Day/ PERIOD	9:00-9:50 AM	9:50- 10:40	10:40-11 AM	11:00- 11:50	11:50-12:40 PM	12:40 - 1:30 PM	1:30-2:20 PM	2:20-3:10 PM	3:10-4:00 PM
MON	-----	-----	-----	-----	-----	-----	-----	-----	-----
TUE	-----	-----		-----	-----		-----	-----	-----
WED	GATE	GATE		GATE	PROJECT		PROJECT	PROJECT	PROJECT
THU	AI	FACTS		HEV	IE		HV	PSOC	BACK LOG
FRI	AI	IE		PSOC	HEV		IE	AI	FACTS
SAT	HEV	AI	BREAK	FACTS	IE	LUNCH	PSOC	HE	PSOC

S.No	Sub Code	Subject Name /LAB	No of Periods	Name of the faculty
1	FACTS	Flexible Alternating Current Transmission Systems	4	Mr A Krishna Nag
2	PSOC	Power System Operation and Control	4	Mr K Vijay Kumar
3	HEV	Hybrid Electric Vehicles	4	Mr BV Veeranjaneyulu
4	AI	AI Applications to Electrical Engineering	4	Mr G Jagadeesh
5	IE	Industrial Electronics	3	Mrs Alfonse Jose
6	HV	Human Values	1	Dr ASLK Gopalamma
7	MENTORIN		1	All Mentors

Ch Prasanna
 TIME TABLE INCHARGE
 Mrs Ch L Prasanna

ASLK Gopalamma
 HOD
 Dr ASLK Gopalamma

Head of the Department
 Electrical & Electronics Engg.
 Dadi Institute of Engg. Tech.
 Anakapalle - 531 002